Rivoreo Source Code Repositories
src.rivoreo.one / emulators / simh / fc259c1807ac3a20dd59aa85a7aa7fa580a0750b / . / HP2100 / hp2100_dq.c
blob: 48c9f89f1194bb704156eec6d90ff3ee6e381d05 [file] [log] [blame] [raw]
/* hp2100_dq.c: HP 2100 12565A Disc Interface and 2883 disc drive simulator
Copyright (c) 1993-2006, Bill McDermith
Copyright (c) 2004-2018, J. David Bryan
Permission is hereby granted, free of charge, to any person obtaining a copy
of this software and associated documentation files (the "Software"), to deal
in the Software without restriction, including without limitation the rights
to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
copies of the Software, and to permit persons to whom the Software is
furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice shall be included in
all copies or substantial portions of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
AUTHORS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION
WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
Except as contained in this notice, the names of the authors shall not be
used in advertising or otherwise to promote the sale, use or other dealings
in this Software without prior written authorization from the authors.
DQ 12565A Disc Interface and 2883 disc drive
27-Feb-18 JDB Added the BMDL
15-Feb-18 JDB ATTACH -N now creates a full-size disc image
03-Aug-17 JDB Changed perror call for I/O errors to cprintf
11-Jul-17 JDB Renamed "ibl_copy" to "cpu_ibl"
09-Mar-17 JDB Deprecated LOCKED/WRITEENABLED for PROTECT/UNPROTECT
27-Feb-17 JDB ibl_copy no longer returns a status code
13-May-16 JDB Modified for revised SCP API function parameter types
30-Dec-14 JDB Added S-register parameters to ibl_copy
24-Dec-14 JDB Added casts for explicit downward conversions
18-Dec-12 MP Now calls sim_activate_time to get remaining seek time
09-May-12 JDB Separated assignments from conditional expressions
10-Feb-12 JDB Deprecated DEVNO in favor of SC
28-Mar-11 JDB Tidied up signal handling
26-Oct-10 JDB Changed I/O signal handler for revised signal model
10-Aug-08 JDB Added REG_FIT to register variables < 32-bit size
26-Jun-08 JDB Rewrote device I/O to model backplane signals
28-Dec-06 JDB Added ioCRS state to I/O decoders
01-Mar-05 JDB Added SET UNLOAD/LOAD
07-Oct-04 JDB Fixed enable/disable from either device
Shortened xtime from 5 to 3 (drive avg 156KW/second)
Fixed not ready/any error status
Fixed RAR model
21-Apr-04 RMS Fixed typo in boot loader (found by Dave Bryan)
26-Apr-04 RMS Fixed SFS x,C and SFC x,C
Fixed SR setting in IBL
Revised IBL loader
Implemented DMA SRQ (follows FLG)
25-Apr-03 RMS Fixed bug in status check
10-Nov-02 RMS Added boot command, rebuilt like 12559/13210
09-Jan-02 WOM Copied dp driver and mods for 2883
Reference:
- 12565A Disc Interface Kit Operating and Service Manual
(12565-90003, August 1973)
Differences between 12559/13210 and 12565 controllers:
- 12565 stops transfers on address miscompares; 12559/13210 only stops writes
- 12565 does not set error on positioner busy
- 12565 does not set positioner busy if already on cylinder
- 12565 does not need eoc logic, it will hit an invalid head number
The controller's "Record Address Register" (RAR) contains the CHS address of
the last Position or Load Address command executed. The RAR is shared among
all drives on the controller. In addition, each drive has an internal
position register that contains the last cylinder and head position
transferred to the drive during Position command execution (sector operations
always start with the RAR sector position).
In a real drive, the address field of the sector under the head is read and
compared to the RAR. When they match, the target sector is under the head
and is ready for reading or writing. If a match doesn't occur, an Address
Error is indicated. In the simulator, the address field is obtained from the
drive's current position register during a read, i.e., the "on-disc" address
field is assumed to match the current position.
The following implemented behaviors have been inferred from secondary sources
(diagnostics, operating system drivers, etc.), due to absent or contradictory
authoritative information; future correction may be needed:
1. Read Address command starts at the sector number in the RAR.
*/
#include "hp2100_defs.h"
#include "hp2100_cpu.h"
#define UNIT_V_WLK (UNIT_V_UF + 0) /* write locked */
#define UNIT_V_UNLOAD (UNIT_V_UF + 1) /* heads unloaded */
#define UNIT_WLK (1 << UNIT_V_WLK)
#define UNIT_UNLOAD (1 << UNIT_V_UNLOAD)
#define FNC u3 /* saved function */
#define DRV u4 /* drive number (DC) */
#define UNIT_WPRT (UNIT_WLK | UNIT_RO) /* write prot */
#define DQ_N_NUMWD 7
#define DQ_NUMWD (1 << DQ_N_NUMWD) /* words/sector */
#define DQ_NUMSC 23 /* sectors/track */
#define DQ_NUMSF 20 /* tracks/cylinder */
#define DQ_NUMCY 203 /* cylinders/disk */
#define DQ_SIZE (DQ_NUMSF * DQ_NUMCY * DQ_NUMSC * DQ_NUMWD)
#define DQ_NUMDRV 2 /* # drives */
/* Command word */
#define CW_V_FNC 12 /* function */
#define CW_M_FNC 017
#define CW_GETFNC(x) (((x) >> CW_V_FNC) & CW_M_FNC)
/* 000 (unused) */
#define FNC_STA 001 /* status check */
#define FNC_RCL 002 /* recalibrate */
#define FNC_SEEK 003 /* seek */
#define FNC_RD 004 /* read */
#define FNC_WD 005 /* write */
#define FNC_RA 006 /* read address */
#define FNC_WA 007 /* write address */
#define FNC_CHK 010 /* check */
#define FNC_LA 013 /* load address */
#define FNC_AS 014 /* address skip */
#define FNC_SEEK1 020 /* fake - seek1 */
#define FNC_SEEK2 021 /* fake - seek2 */
#define FNC_SEEK3 022 /* fake - seek3 */
#define FNC_CHK1 023 /* fake - check1 */
#define FNC_LA1 024 /* fake - ldaddr1 */
#define CW_V_DRV 0 /* drive */
#define CW_M_DRV 01
#define CW_GETDRV(x) (((x) >> CW_V_DRV) & CW_M_DRV)
/* Disk address words */
#define DA_V_CYL 0 /* cylinder */
#define DA_M_CYL 0377
#define DA_GETCYL(x) (((x) >> DA_V_CYL) & DA_M_CYL)
#define DA_V_HD 8 /* head */
#define DA_M_HD 037
#define DA_GETHD(x) (((x) >> DA_V_HD) & DA_M_HD)
#define DA_V_SC 0 /* sector */
#define DA_M_SC 037
#define DA_GETSC(x) (((x) >> DA_V_SC) & DA_M_SC)
#define DA_CKMASK 0777 /* check mask */
/* Status in dqc_sta[drv] - (d) = dynamic */
#define STA_DID 0000200 /* drive ID (d) */
#define STA_NRDY 0000100 /* not ready (d) */
#define STA_EOC 0000040 /* end of cylinder */
#define STA_AER 0000020 /* addr error */
#define STA_FLG 0000010 /* flagged */
#define STA_BSY 0000004 /* seeking */
#define STA_DTE 0000002 /* data error */
#define STA_ERR 0000001 /* any error */
#define STA_ANYERR (STA_NRDY | STA_EOC | STA_AER | STA_FLG | STA_DTE)
struct {
FLIP_FLOP command; /* cch command flip-flop */
FLIP_FLOP control; /* cch control flip-flop */
FLIP_FLOP flag; /* cch flag flip-flop */
FLIP_FLOP flagbuf; /* cch flag buffer flip-flop */
} dqc = { CLEAR, CLEAR, CLEAR, CLEAR };
int32 dqc_busy = 0; /* cch xfer */
int32 dqc_cnt = 0; /* check count */
int32 dqc_stime = 100; /* seek time */
int32 dqc_ctime = 100; /* command time */
int32 dqc_xtime = 3; /* xfer time */
int32 dqc_dtime = 2; /* dch time */
struct {
FLIP_FLOP command; /* dch command flip-flop */
FLIP_FLOP control; /* dch control flip-flop */
FLIP_FLOP flag; /* dch flag flip-flop */
FLIP_FLOP flagbuf; /* dch flag buffer flip-flop */
} dqd = { CLEAR, CLEAR, CLEAR, CLEAR };
int32 dqd_obuf = 0, dqd_ibuf = 0; /* dch buffers */
int32 dqc_obuf = 0; /* cch buffers */
int32 dqd_xfer = 0; /* xfer in prog */
int32 dqd_wval = 0; /* write data valid */
int32 dq_ptr = 0; /* buffer ptr */
uint8 dqc_rarc = 0; /* RAR cylinder */
uint8 dqc_rarh = 0; /* RAR head */
uint8 dqc_rars = 0; /* RAR sector */
uint8 dqc_ucyl[DQ_NUMDRV] = { 0 }; /* unit cylinder */
uint8 dqc_uhed[DQ_NUMDRV] = { 0 }; /* unit head */
uint16 dqc_sta[DQ_NUMDRV] = { 0 }; /* unit status */
uint16 dqxb[DQ_NUMWD]; /* sector buffer */
DEVICE dqd_dev, dqc_dev;
IOHANDLER dqdio;
IOHANDLER dqcio;
t_stat dqc_svc (UNIT *uptr);
t_stat dqd_svc (UNIT *uptr);
t_stat dqc_reset (DEVICE *dptr);
t_stat dqc_attach (UNIT *uptr, CONST char *cptr);
t_stat dqc_detach (UNIT* uptr);
t_stat dqc_load_unload (UNIT *uptr, int32 value, CONST char *cptr, void *desc);
t_stat dqc_boot (int32 unitno, DEVICE *dptr);
void dq_god (int32 fnc, int32 drv, int32 time);
void dq_goc (int32 fnc, int32 drv, int32 time);
/* DQD data structures
dqd_dev DQD device descriptor
dqd_unit DQD unit list
dqd_reg DQD register list
*/
DIB dq_dib[] = {
{ &dqdio, DQD },
{ &dqcio, DQC }
};
#define dqd_dib dq_dib[0]
#define dqc_dib dq_dib[1]
UNIT dqd_unit = { UDATA (&dqd_svc, 0, 0) };
REG dqd_reg[] = {
{ ORDATA (IBUF, dqd_ibuf, 16) },
{ ORDATA (OBUF, dqd_obuf, 16) },
{ BRDATA (DBUF, dqxb, 8, 16, DQ_NUMWD) },
{ DRDATA (BPTR, dq_ptr, DQ_N_NUMWD) },
{ FLDATA (CMD, dqd.command, 0) },
{ FLDATA (CTL, dqd.control, 0) },
{ FLDATA (FLG, dqd.flag, 0) },
{ FLDATA (FBF, dqd.flagbuf, 0) },
{ FLDATA (XFER, dqd_xfer, 0) },
{ FLDATA (WVAL, dqd_wval, 0) },
{ ORDATA (SC, dqd_dib.select_code, 6), REG_HRO },
{ ORDATA (DEVNO, dqd_dib.select_code, 6), REG_HRO },
{ NULL }
};
MTAB dqd_mod [] = {
/* Entry Flags Value Print String Match String Validation Display Descriptor */
/* ------------------- ----- ------------ ------------ ------------ ------------- ---------------- */
{ MTAB_XDV, 2u, "SC", "SC", &hp_set_dib, &hp_show_dib, (void *) &dq_dib },
{ MTAB_XDV | MTAB_NMO, ~2u, "DEVNO", "DEVNO", &hp_set_dib, &hp_show_dib, (void *) &dq_dib },
{ 0 }
};
DEVICE dqd_dev = {
"DQD", &dqd_unit, dqd_reg, dqd_mod,
1, 10, DQ_N_NUMWD, 1, 8, 16,
NULL, NULL, &dqc_reset,
NULL, NULL, NULL,
&dqd_dib, DEV_DISABLE
};
/* DQC data structures
dqc_dev DQC device descriptor
dqc_unit DQC unit list
dqc_reg DQC register list
dqc_mod DQC modifier list
*/
UNIT dqc_unit[] = {
{ UDATA (&dqc_svc, UNIT_FIX | UNIT_ATTABLE | UNIT_ROABLE |
UNIT_DISABLE | UNIT_UNLOAD, DQ_SIZE) },
{ UDATA (&dqc_svc, UNIT_FIX | UNIT_ATTABLE | UNIT_ROABLE |
UNIT_DISABLE | UNIT_UNLOAD, DQ_SIZE) }
};
REG dqc_reg[] = {
{ ORDATA (OBUF, dqc_obuf, 16) },
{ ORDATA (BUSY, dqc_busy, 2), REG_RO },
{ ORDATA (CNT, dqc_cnt, 9) },
{ FLDATA (CMD, dqc.command, 0) },
{ FLDATA (CTL, dqc.control, 0) },
{ FLDATA (FLG, dqc.flag, 0) },
{ FLDATA (FBF, dqc.flagbuf, 0) },
{ DRDATA (RARC, dqc_rarc, 8), PV_RZRO | REG_FIT },
{ DRDATA (RARH, dqc_rarh, 5), PV_RZRO | REG_FIT },
{ DRDATA (RARS, dqc_rars, 5), PV_RZRO | REG_FIT },
{ BRDATA (CYL, dqc_ucyl, 10, 8, DQ_NUMDRV), PV_RZRO },
{ BRDATA (HED, dqc_uhed, 10, 5, DQ_NUMDRV), PV_RZRO },
{ BRDATA (STA, dqc_sta, 8, 16, DQ_NUMDRV) },
{ DRDATA (CTIME, dqc_ctime, 24), PV_LEFT },
{ DRDATA (DTIME, dqc_dtime, 24), PV_LEFT },
{ DRDATA (STIME, dqc_stime, 24), PV_LEFT },
{ DRDATA (XTIME, dqc_xtime, 24), REG_NZ + PV_LEFT },
{ URDATA (UFNC, dqc_unit[0].FNC, 8, 8, 0,
DQ_NUMDRV, REG_HRO) },
{ ORDATA (SC, dqc_dib.select_code, 6), REG_HRO },
{ ORDATA (DEVNO, dqc_dib.select_code, 6), REG_HRO },
{ NULL }
};
MTAB dqc_mod [] = {
/* Mask Value Match Value Print String Match String Validation Display Descriptor */
/* ------------ ------------ ----------------- --------------- ----------------- ------- ---------- */
{ UNIT_UNLOAD, UNIT_UNLOAD, "heads unloaded", "UNLOADED", &dqc_load_unload, NULL, NULL },
{ UNIT_UNLOAD, 0, "heads loaded", "LOADED", &dqc_load_unload, NULL, NULL },
{ UNIT_WLK, UNIT_WLK, "protected", "PROTECT", NULL, NULL, NULL },
{ UNIT_WLK, 0, "unprotected", "UNPROTECT", NULL, NULL, NULL },
{ UNIT_WLK, UNIT_WLK, NULL, "LOCKED", NULL, NULL, NULL },
{ UNIT_WLK, 0, NULL, "WRITEENABLED", NULL, NULL, NULL },
/* Entry Flags Value Print String Match String Validation Display Descriptor */
/* ------------------- ----- ------------ ------------ ------------ ------------- ---------------- */
{ MTAB_XDV, 2u, "SC", "SC", &hp_set_dib, &hp_show_dib, (void *) &dq_dib },
{ MTAB_XDV | MTAB_NMO, ~2u, "DEVNO", "DEVNO", &hp_set_dib, &hp_show_dib, (void *) &dq_dib },
{ 0 }
};
DEVICE dqc_dev = {
"DQC", dqc_unit, dqc_reg, dqc_mod,
DQ_NUMDRV, 8, 24, 1, 8, 16,
NULL, NULL, &dqc_reset,
&dqc_boot, &dqc_attach, &dqc_detach,
&dqc_dib, DEV_DISABLE
};
/* Data channel I/O signal handler */
uint32 dqdio (DIB *dibptr, IOCYCLE signal_set, uint32 stat_data)
{
IOSIGNAL signal;
IOCYCLE working_set = IOADDSIR (signal_set); /* add ioSIR if needed */
while (working_set) {
signal = IONEXT (working_set); /* isolate next signal */
switch (signal) { /* dispatch I/O signal */
case ioCLF: /* clear flag flip-flop */
dqd.flag = dqd.flagbuf = CLEAR;
break;
case ioSTF: /* set flag flip-flop */
case ioENF: /* enable flag */
dqd.flag = dqd.flagbuf = SET;
break;
case ioSFC: /* skip if flag is clear */
setstdSKF (dqd);
break;
case ioSFS: /* skip if flag is set */
setstdSKF (dqd);
break;
case ioIOI: /* I/O data input */
stat_data = IORETURN (SCPE_OK, dqd_ibuf); /* merge in return status */
break;
case ioIOO: /* I/O data output */
dqd_obuf = IODATA (stat_data); /* clear supplied status */
if (!dqc_busy || dqd_xfer)
dqd_wval = 1; /* if !overrun, valid */
break;
case ioPOPIO: /* power-on preset to I/O */
dqd.flag = dqd.flagbuf = SET; /* set flag and flag buffer */
dqd_obuf = 0; /* clear output buffer */
break;
case ioCRS: /* control reset */
dqd.command = CLEAR; /* clear command */
/* fall into CLC handler */
case ioCLC: /* clear control flip-flop */
dqd.control = CLEAR; /* clear control */
dqd_xfer = 0; /* clr xfer */
break;
case ioSTC: /* set control flip-flop */
dqd.command = SET; /* set ctl, cmd */
dqd.control = SET;
if (dqc_busy && !dqd_xfer) /* overrun? */
dqc_sta[dqc_busy - 1] |= STA_DTE;
break;
case ioSIR: /* set interrupt request */
setstdPRL (dqd); /* set standard PRL signal */
setstdIRQ (dqd); /* set standard IRQ signal */
setstdSRQ (dqd); /* set standard SRQ signal */
break;
case ioIAK: /* interrupt acknowledge */
dqd.flagbuf = CLEAR;
break;
default: /* all other signals */
break; /* are ignored */
}
working_set = working_set & ~signal; /* remove current signal from set */
}
return stat_data;
}
/* Command channel I/O signal handler.
Implementation notes:
1. The input buffer register is not connected to the disc controller.
Pullups on the card and an inversion result in reading zeros when IOI is
signalled.
*/
uint32 dqcio (DIB *dibptr, IOCYCLE signal_set, uint32 stat_data)
{
int32 fnc, drv;
IOSIGNAL signal;
IOCYCLE working_set = IOADDSIR (signal_set); /* add ioSIR if needed */
while (working_set) {
signal = IONEXT (working_set); /* isolate next signal */
switch (signal) { /* dispatch I/O signal */
case ioCLF: /* clear flag flip-flop */
dqc.flag = dqc.flagbuf = CLEAR;
break;
case ioSTF: /* set flag flip-flop */
case ioENF: /* enable flag */
dqc.flag = dqc.flagbuf = SET;
break;
case ioSFC: /* skip if flag is clear */
setstdSKF (dqc);
break;
case ioSFS: /* skip if flag is set */
setstdSKF (dqc);
break;
case ioIOI: /* I/O data input */
stat_data = IORETURN (SCPE_OK, 0); /* no data */
break;
case ioIOO: /* I/O data output */
dqc_obuf = IODATA (stat_data); /* clear supplied status */
break;
case ioPOPIO: /* power-on preset to I/O */
dqc.flag = dqc.flagbuf = SET; /* set flag and flag buffer */
dqc_obuf = 0; /* clear output buffer */
break;
case ioCRS: /* control reset */
case ioCLC: /* clear control flip-flop */
dqc.command = CLEAR; /* clear command */
dqc.control = CLEAR; /* clear control */
if (dqc_busy)
sim_cancel (&dqc_unit[dqc_busy - 1]);
sim_cancel (&dqd_unit); /* cancel dch */
dqd_xfer = 0; /* clr dch xfer */
dqc_busy = 0; /* clr busy */
break;
case ioSTC: /* set control flip-flop */
dqc.control = SET; /* set ctl */
if (!dqc.command) { /* cmd clr? */
dqc.command = SET; /* set cmd */
drv = CW_GETDRV (dqc_obuf); /* get fnc, drv */
fnc = CW_GETFNC (dqc_obuf); /* from cmd word */
switch (fnc) { /* case on fnc */
case FNC_SEEK: case FNC_RCL: /* seek, recal */
case FNC_CHK: /* check */
dqc_sta[drv] = 0; /* clear status */
case FNC_STA: case FNC_LA: /* rd sta, load addr */
dq_god (fnc, drv, dqc_dtime); /* sched dch xfer */
break;
case FNC_RD: case FNC_WD: /* read, write */
case FNC_RA: case FNC_WA: /* rd addr, wr addr */
case FNC_AS: /* address skip */
dq_goc (fnc, drv, dqc_ctime); /* sched drive */
break;
} /* end case */
} /* end if !CMD */
break;
case ioSIR: /* set interrupt request */
setstdPRL (dqc); /* set standard PRL signal */
setstdIRQ (dqc); /* set standard IRQ signal */
setstdSRQ (dqc); /* set standard SRQ signal */
break;
case ioIAK: /* interrupt acknowledge */
dqc.flagbuf = CLEAR;
break;
default: /* all other signals */
break; /* are ignored */
}
working_set = working_set & ~signal; /* remove current signal from set */
}
return stat_data;
}
/* Start data channel operation */
void dq_god (int32 fnc, int32 drv, int32 time)
{
dqd_unit.DRV = drv; /* save unit */
dqd_unit.FNC = fnc; /* save function */
sim_activate (&dqd_unit, time);
return;
}
/* Start controller operation */
void dq_goc (int32 fnc, int32 drv, int32 time)
{
int32 t;
t = sim_activate_time (&dqc_unit[drv]);
if (t) { /* still seeking? */
sim_cancel (&dqc_unit[drv]); /* cancel */
time = time + t; /* include seek time */
}
dqc_sta[drv] = 0; /* clear status */
dq_ptr = 0; /* init buf ptr */
dqc_busy = drv + 1; /* set busy */
dqd_xfer = 1; /* xfer in prog */
dqc_unit[drv].FNC = fnc; /* save function */
sim_activate (&dqc_unit[drv], time); /* activate unit */
return;
}
/* Data channel unit service
This routine handles the data channel transfers. It also handles
data transfers that are blocked by seek in progress.
uptr->DRV = target drive
uptr->FNC = target function
Seek substates
seek - transfer cylinder
seek1 - transfer head/surface, sched drive
Recalibrate substates
rcl - clear cyl/head/surface, sched drive
Load address
la - transfer cylinder
la1 - transfer head/surface, finish operation
Status check - transfer status, finish operation
Check data
chk - transfer sector count, sched drive
*/
t_stat dqd_svc (UNIT *uptr)
{
int32 drv, st;
drv = uptr->DRV; /* get drive no */
switch (uptr->FNC) { /* case function */
case FNC_LA: /* arec, need cyl */
case FNC_SEEK: /* seek, need cyl */
if (dqd.command) { /* dch active? */
dqc_rarc = DA_GETCYL (dqd_obuf); /* set RAR from cyl word */
dqd_wval = 0; /* clr data valid */
dqd.command = CLEAR; /* clr dch cmd */
dqdio (&dqd_dib, ioENF, 0); /* set dch flg */
if (uptr->FNC == FNC_LA) uptr->FNC = FNC_LA1;
else uptr->FNC = FNC_SEEK1; /* advance state */
}
sim_activate (uptr, dqc_xtime); /* no, wait more */
break;
case FNC_LA1: /* arec, need hd/sec */
case FNC_SEEK1: /* seek, need hd/sec */
if (dqd.command) { /* dch active? */
dqc_rarh = DA_GETHD (dqd_obuf); /* set RAR from head */
dqc_rars = DA_GETSC (dqd_obuf); /* set RAR from sector */
dqd_wval = 0; /* clr data valid */
dqd.command = CLEAR; /* clr dch cmd */
dqdio (&dqd_dib, ioENF, 0); /* set dch flg */
if (uptr->FNC == FNC_LA1) {
dqc.command = CLEAR; /* clr cch cmd */
dqcio (&dqc_dib, ioENF, 0); /* set cch flg */
break; /* done if Load Address */
}
if (sim_is_active (&dqc_unit[drv])) break; /* if busy, seek check */
st = abs (dqc_rarc - dqc_ucyl[drv]) * dqc_stime;
if (st == 0) st = dqc_xtime; /* if on cyl, min time */
else dqc_sta[drv] = dqc_sta[drv] | STA_BSY; /* set busy */
dqc_ucyl[drv] = dqc_rarc; /* transfer RAR */
dqc_uhed[drv] = dqc_rarh;
sim_activate (&dqc_unit[drv], st); /* schedule op */
dqc_unit[drv].FNC = FNC_SEEK2; /* advance state */
}
else sim_activate (uptr, dqc_xtime); /* no, wait more */
break;
case FNC_RCL: /* recalibrate */
dqc_rarc = dqc_rarh = dqc_rars = 0; /* clear RAR */
if (sim_is_active (&dqc_unit[drv])) break; /* ignore if busy */
st = dqc_ucyl[drv] * dqc_stime; /* calc diff */
if (st == 0) st = dqc_xtime; /* if on cyl, min time */
else dqc_sta[drv] = dqc_sta[drv] | STA_BSY; /* set busy */
sim_activate (&dqc_unit[drv], st); /* schedule drive */
dqc_ucyl[drv] = dqc_uhed[drv] = 0; /* clear drive pos */
dqc_unit[drv].FNC = FNC_SEEK2; /* advance state */
break;
case FNC_STA: /* read status */
if (dqd.command) { /* dch active? */
if ((dqc_unit[drv].flags & UNIT_UNLOAD) == 0) /* drive up? */
dqd_ibuf = dqc_sta[drv] & ~STA_DID;
else dqd_ibuf = STA_NRDY;
if (dqd_ibuf & STA_ANYERR) /* errors? set flg */
dqd_ibuf = dqd_ibuf | STA_ERR;
if (drv) dqd_ibuf = dqd_ibuf | STA_DID;
dqc.command = CLEAR; /* clr cch cmd */
dqd.command = CLEAR; /* clr dch cmd */
dqdio (&dqd_dib, ioENF, 0); /* set dch flg */
dqc_sta[drv] = dqc_sta[drv] & ~STA_ANYERR; /* clr sta flags */
}
else sim_activate (uptr, dqc_xtime); /* wait more */
break;
case FNC_CHK: /* check, need cnt */
if (dqd.command) { /* dch active? */
dqc_cnt = dqd_obuf & DA_CKMASK; /* get count */
dqd_wval = 0; /* clr data valid */
dq_goc (FNC_CHK1, drv, dqc_ctime); /* sched drv */
}
else sim_activate (uptr, dqc_xtime); /* wait more */
break;
default:
return SCPE_IERR;
}
return SCPE_OK;
}
/* Drive unit service
This routine handles the data transfers.
Seek substates
seek2 - done
Recalibrate substate
rcl1 - done
Check data substates
chk1 - finish operation
Read
Read address
Address skip (read without header check)
Write
Write address
*/
#define GETDA(x,y,z) \
(((((x) * DQ_NUMSF) + (y)) * DQ_NUMSC) + (z)) * DQ_NUMWD
t_stat dqc_svc (UNIT *uptr)
{
int32 da, drv, err;
err = 0; /* assume no err */
drv = uptr - dqc_unit; /* get drive no */
if (uptr->flags & UNIT_UNLOAD) { /* drive down? */
dqc.command = CLEAR; /* clr cch cmd */
dqcio (&dqc_dib, ioENF, 0); /* set cch flg */
dqc_sta[drv] = 0; /* clr status */
dqc_busy = 0; /* ctlr is free */
dqd_xfer = dqd_wval = 0;
return SCPE_OK;
}
switch (uptr->FNC) { /* case function */
case FNC_SEEK2: /* seek done */
if (dqc_ucyl[drv] >= DQ_NUMCY) { /* out of range? */
dqc_sta[drv] = dqc_sta[drv] | STA_BSY | STA_ERR; /* seek check */
dqc_ucyl[drv] = 0; /* seek to cyl 0 */
}
else dqc_sta[drv] = dqc_sta[drv] & ~STA_BSY; /* drive not busy */
case FNC_SEEK3:
if (dqc_busy || dqc.flag) { /* ctrl busy? */
uptr->FNC = FNC_SEEK3; /* next state */
sim_activate (uptr, dqc_xtime); /* ctrl busy? wait */
}
else {
dqc.command = CLEAR; /* clr cch cmd */
dqcio (&dqc_dib, ioENF, 0); /* set cch flg */
}
return SCPE_OK;
case FNC_RA: /* read addr */
if (!dqd.command) break; /* dch clr? done */
if (dq_ptr == 0) dqd_ibuf = dqc_ucyl[drv]; /* 1st word? */
else if (dq_ptr == 1) { /* second word? */
dqd_ibuf = (dqc_uhed[drv] << DA_V_HD) | /* use drive head */
(dqc_rars << DA_V_SC); /* and RAR sector */
dqc_rars = (dqc_rars + 1) % DQ_NUMSC; /* incr sector */
}
else break;
dq_ptr = dq_ptr + 1;
dqd.command = CLEAR; /* clr dch cmd */
dqdio (&dqd_dib, ioENF, 0); /* set dch flg */
sim_activate (uptr, dqc_xtime); /* sched next word */
return SCPE_OK;
case FNC_AS: /* address skip */
case FNC_RD: /* read */
case FNC_CHK1: /* check */
if (dq_ptr == 0) { /* new sector? */
if (!dqd.command && (uptr->FNC != FNC_CHK1)) break;
if ((dqc_rarc != dqc_ucyl[drv]) || /* RAR cyl miscompare? */
(dqc_rarh != dqc_uhed[drv]) || /* RAR head miscompare? */
(dqc_rars >= DQ_NUMSC)) { /* bad sector? */
dqc_sta[drv] = dqc_sta[drv] | STA_AER; /* no record found err */
break;
}
if (dqc_rarh >= DQ_NUMSF) { /* bad head? */
dqc_sta[drv] = dqc_sta[drv] | STA_EOC; /* end of cyl err */
break;
}
da = GETDA (dqc_rarc, dqc_rarh, dqc_rars); /* calc disk addr */
dqc_rars = (dqc_rars + 1) % DQ_NUMSC; /* incr sector */
if (dqc_rars == 0) /* wrap? incr head */
dqc_uhed[drv] = dqc_rarh = dqc_rarh + 1;
err = fseek (uptr->fileref, da * sizeof (int16), SEEK_SET);
if (err)
break;
fxread (dqxb, sizeof (int16), DQ_NUMWD, uptr->fileref);
err = ferror (uptr->fileref);
if (err)
break;
}
dqd_ibuf = dqxb[dq_ptr++]; /* get word */
if (dq_ptr >= DQ_NUMWD) { /* end of sector? */
if (uptr->FNC == FNC_CHK1) { /* check? */
dqc_cnt = (dqc_cnt - 1) & DA_CKMASK; /* decr count */
if (dqc_cnt == 0) break; /* if zero, done */
}
dq_ptr = 0; /* wrap buf ptr */
}
if (dqd.command && dqd_xfer) { /* dch on, xfer? */
dqdio (&dqd_dib, ioENF, 0); /* set flag */
}
dqd.command = CLEAR; /* clr dch cmd */
sim_activate (uptr, dqc_xtime); /* sched next word */
return SCPE_OK;
case FNC_WA: /* write address */
case FNC_WD: /* write */
if (dq_ptr == 0) { /* sector start? */
if (!dqd.command && !dqd_wval) break; /* xfer done? */
if (uptr->flags & UNIT_WPRT) { /* write protect? */
dqc_sta[drv] = dqc_sta[drv] | STA_FLG;
break; /* done */
}
if ((dqc_rarc != dqc_ucyl[drv]) || /* RAR cyl miscompare? */
(dqc_rarh != dqc_uhed[drv]) || /* RAR head miscompare? */
(dqc_rars >= DQ_NUMSC)) { /* bad sector? */
dqc_sta[drv] = dqc_sta[drv] | STA_AER; /* no record found err */
break;
}
if (dqc_rarh >= DQ_NUMSF) { /* bad head? */
dqc_sta[drv] = dqc_sta[drv] | STA_EOC; /* end of cyl err */
break;
}
}
dqxb[dq_ptr++] = dqd_wval ? (uint16) dqd_obuf : 0; /* store word/fill */
dqd_wval = 0; /* clr data valid */
if (dq_ptr >= DQ_NUMWD) { /* buffer full? */
da = GETDA (dqc_rarc, dqc_rarh, dqc_rars); /* calc disk addr */
dqc_rars = (dqc_rars + 1) % DQ_NUMSC; /* incr sector */
if (dqc_rars == 0) /* wrap? incr head */
dqc_uhed[drv] = dqc_rarh = dqc_rarh + 1;
err = fseek (uptr->fileref, da * sizeof (int16), SEEK_SET);
if (err)
break;
fxwrite (dqxb, sizeof (int16), DQ_NUMWD, uptr->fileref);
err = ferror (uptr->fileref);
if (err)
break;
dq_ptr = 0;
}
if (dqd.command && dqd_xfer) { /* dch on, xfer? */
dqdio (&dqd_dib, ioENF, 0); /* set flag */
}
dqd.command = CLEAR; /* clr dch cmd */
sim_activate (uptr, dqc_xtime); /* sched next word */
return SCPE_OK;
default:
return SCPE_IERR;
} /* end case fnc */
dqc.command = CLEAR; /* clr cch cmd */
dqcio (&dqc_dib, ioENF, 0); /* set cch flg */
dqc_busy = 0; /* ctlr is free */
dqd_xfer = dqd_wval = 0;
if (err != 0) { /* error? */
cprintf ("%s simulator DQ disc I/O error: %s\n", /* then report the error to the console */
sim_name, strerror (errno));
clearerr (uptr->fileref); /* clear the error */
return SCPE_IOERR;
}
return SCPE_OK;
}
/* Reset routine */
t_stat dqc_reset (DEVICE *dptr)
{
int32 drv;
DIB *dibptr = (DIB *) dptr->ctxt; /* DIB pointer */
hp_enbdis_pair (dptr, /* make pair cons */
(dptr == &dqd_dev)? &dqc_dev: &dqd_dev);
if (sim_switches & SWMASK ('P')) { /* initialization reset? */
dqd_ibuf = 0; /* clear buffers */
dqd_obuf = 0;
dqc_obuf = 0; /* clear buffer */
dqc_rarc = dqc_rarh = dqc_rars = 0; /* clear RAR */
}
IOPRESET (dibptr); /* PRESET device (does not use PON) */
dqc_busy = 0; /* reset controller state */
dqd_xfer = 0;
dqd_wval = 0;
dq_ptr = 0;
sim_cancel (&dqd_unit); /* cancel dch */
for (drv = 0; drv < DQ_NUMDRV; drv++) { /* loop thru drives */
sim_cancel (&dqc_unit[drv]); /* cancel activity */
dqc_unit[drv].FNC = 0; /* clear function */
dqc_ucyl[drv] = dqc_uhed[drv] = 0; /* clear drive pos */
dqc_sta[drv] = 0; /* clear status */
}
return SCPE_OK;
}
/* Attach a drive unit.
The specified file is attached to the indicated drive unit, and the heads are
loaded. If a new file is specified, the file is initialized to its capacity
by writing a zero to the last byte in the file.
Implementation notes:
1. The C standard says, "A binary stream need not meaningfully support fseek
calls with a whence value of SEEK_END," so instead we determine the
offset from the start of the file to the last byte and seek there.
*/
t_stat dqc_attach (UNIT *uptr, CONST char *cptr)
{
t_stat result;
t_addr offset;
const uint8 zero = 0;
result = attach_unit (uptr, cptr); /* attach the drive */
if (result == SCPE_OK) { /* if the attach was successful */
dqc_load_unload (uptr, 0, NULL, NULL); /* then load the heads */
if (sim_switches & SWMASK ('N')) { /* if this is a new disc image */
offset = (t_addr) /* then determine the offset of */
(uptr->capac * sizeof (int16) - sizeof zero); /* the last byte in a full-sized file */
if (sim_fseek (uptr->fileref, offset, SEEK_SET) != 0 /* seek to the last byte */
|| fwrite (&zero, sizeof zero, 1, uptr->fileref) == 0 /* and write a zero to fill */
|| fflush (uptr->fileref) != 0) /* the file to its capacity */
clearerr (uptr->fileref); /* clear and ignore any errors */
}
}
return result; /* return the result of the attach */
}
/* Detach routine */
t_stat dqc_detach (UNIT* uptr)
{
dqc_load_unload (uptr, UNIT_UNLOAD, NULL, NULL); /* unload heads */
return detach_unit (uptr); /* detach unit */
}
/* Load and unload heads */
t_stat dqc_load_unload (UNIT *uptr, int32 value, CONST char *cptr, void *desc)
{
if ((uptr->flags & UNIT_ATT) == 0) return SCPE_UNATT; /* must be attached to load */
if (value == UNIT_UNLOAD) /* unload heads? */
uptr->flags = uptr->flags | UNIT_UNLOAD; /* indicate unload */
else uptr->flags = uptr->flags & ~UNIT_UNLOAD; /* indicate load */
return SCPE_OK;
}
/* 2883 disc bootstrap loaders (BMDL and 12992A).
The Basic Moving-Head Disc Loader (BMDL) consists of two programs. The
program starting at address x7700 loads absolute paper tapes into memory.
The program starting at address x7750 loads a disc-resident bootstrap from
the 2883 disc drive into memory. The S register setting does not affect
loader operation.
For a 2100/14/15/16 CPU, entering a LOAD DQC or BOOT DQC command loads the
BMDL into memory and executes the disc portion starting at x7750. For a 1000
CPU, the 12992A boot loader ROM is used. In either case, the bootstrap reads
128 words from cylinder 0, head 0, sector 0 into memory starting at location
2011 octal. Loader execution ends with the following instruction:
* JMP 2055,I - the disc read completed.
Note that the BMDL does a JMP 2055,I and the 12992A does a JSB 2055,I.
*/
static const LOADER_ARRAY dq_loaders = {
{ /* HP 21xx Basic Moving-Head Disc Loader (BMDL-2883) */
050, /* loader starting index */
076, /* DMA index */
077, /* FWA index */
{ 0002701, /* 77700: PTAPE CLA,CCE,RSS Paper Tape start */
0063722, /* 77701: LDA 77722 */
0002307, /* 77702: CCE,INA,SZA,RSS */
0102077, /* 77703: HLT 77 */
0017735, /* 77704: JSB 77735 */
0007307, /* 77705: CMB,CCE,INB,SZB,RSS */
0027702, /* 77706: JMP 77702 */
0077733, /* 77707: STB 77733 */
0017735, /* 77710: JSB 77735 */
0017735, /* 77711: JSB 77735 */
0074000, /* 77712: STB 0 */
0077734, /* 77713: STB 77734 */
0067734, /* 77714: LDB 77734 */
0047777, /* 77715: ADB 77777 */
0002040, /* 77716: SEZ */
0102055, /* 77717: HLT 55 */
0017735, /* 77720: JSB 77735 */
0040001, /* 77721: ADA 1 */
0177734, /* 77722: STB 77734,I */
0037734, /* 77723: ISZ 77734 */
0000040, /* 77724: CLE */
0037733, /* 77725: ISZ 77733 */
0027714, /* 77726: JMP 77714 */
0017735, /* 77727: JSB 77735 */
0054000, /* 77730: CPB 0 */
0027701, /* 77731: JMP 77701 */
0102011, /* 77732: HLT 11 */
0000000, /* 77733: NOP */
0000000, /* 77734: NOP */
0000000, /* 77735: NOP */
0006600, /* 77736: CLB,CME */
0103710, /* 77737: STC 10,C */
0102310, /* 77740: SFS 10 */
0027740, /* 77741: JMP 77740 */
0106410, /* 77742: MIB 10 */
0002041, /* 77743: SEZ,RSS */
0127735, /* 77744: JMP 77735,I */
0005767, /* 77745: BLF,CLE,BLF */
0027737, /* 77746: JMP 77737 */
0177600, /* 77747: OCT 177600 */
0063775, /* 77750: DISC LDA 77775 Disc start */
0102611, /* 77751: OTA 11 */
0103711, /* 77752: STC 11,C */
0102311, /* 77753: SFS 11 */
0027753, /* 77754: JMP 77753 */
0067776, /* 77755: LDB 77776 */
0106606, /* 77756: OTB 6 */
0067732, /* 77757: LDB 77732 */
0106602, /* 77760: OTB 2 */
0102702, /* 77761: STC 2 */
0067747, /* 77762: LDB 77747 */
0106602, /* 77763: OTB 2 */
0001000, /* 77764: ALS */
0106711, /* 77765: CLC 11 */
0102611, /* 77766: OTA 11 */
0103710, /* 77767: STC 10,C */
0103706, /* 77770: STC 6,C */
0103711, /* 77771: STC 11,C */
0102311, /* 77772: SFS 11 */
0027772, /* 77773: JMP 77772 */
0127717, /* 77774: JMP 77717,I */
0020000, /* 77775: OCT 020000 */
0120010, /* 77776: ABS 120000+DC */
0100100 } }, /* 77777: ABS -PTAPE */
{ /* HP 1000 Loader ROM (12992A) */
IBL_START, /* loader starting index */
IBL_DMA, /* DMA index */
IBL_FWA, /* FWA index */
{ 0102501, /* 77700: ST LIA 1 ; get switches */
0106501, /* 77701: LIB 1 */
0013765, /* 77702: AND D7 ; isolate hd */
0005750, /* 77703: BLF,CLE,SLB */
0027741, /* 77704: JMP RD */
0005335, /* 77705: RBR,SLB,ERB ; <13>->E, set = 2883 */
0027717, /* 77706: JMP IS */
0102611, /* 77707: LP OTA CC ; do 7900 status to */
0103711, /* 77710: STC CC,C ; clear first seek */
0102310, /* 77711: SFS DC */
0027711, /* 77712: JMP *-1 */
0002004, /* 77713: INA ; get next drive */
0053765, /* 77714: CPA D7 ; all cleared? */
0002001, /* 77715: RSS */
0027707, /* 77716: JMP LP */
0067761, /* 77717: IS LDB SEEKC ; get seek comnd */
0106610, /* 77720: OTB DC ; issue cyl addr (0) */
0103710, /* 77721: STC DC,C ; to dch */
0106611, /* 77722: OTB CC ; seek cmd */
0103711, /* 77723: STC CC,C ; to cch */
0102310, /* 77724: SFS DC ; addr wd ok? */
0027724, /* 77725: JMP *-1 ; no, wait */
0006400, /* 77726: CLB */
0102501, /* 77727: LIA 1 ; get switches */
0002051, /* 77730: SEZ,SLA,RSS ; subchan = 1 or ISS */
0047770, /* 77731: ADB BIT9 ; head 2 */
0106610, /* 77732: OTB DC ; head/sector */
0103710, /* 77733: STC DC,C ; to dch */
0102311, /* 77734: SFS CC ; seek done? */
0027734, /* 77735: JMP *-1 ; no, wait */
0063731, /* 77736: LDA ISSRD ; get read read */
0002341, /* 77737: SEZ,CCE,RSS ; iss disc? */
0001100, /* 77740: ARS ; no, make 7900 read */
0067776, /* 77741: RD LDB DMACW ; DMA control */
0106606, /* 77742: OTB 6 */
0067762, /* 77743: LDB ADDR1 ; memory addr */
0077741, /* 77744: STB RD ; make non re-executable */
0106602, /* 77745: OTB 2 */
0102702, /* 77746: STC 2 ; flip DMA ctrl */
0067764, /* 77747: LDB COUNT ; word count */
0106602, /* 77750: OTB 2 */
0002041, /* 77751: SEZ,RSS */
0027766, /* 77752: JMP NW */
0102611, /* 77753: OTA CC ; to cch */
0103710, /* 77754: STC DC,C ; start dch */
0103706, /* 77755: STC 6,C ; start DMA */
0103711, /* 77756: STC CC,C ; start cch */
0037773, /* 77757: ISZ SK */
0027773, /* 77760: JMP SK */
0030000, /* 77761: SEEKC OCT 030000 */
0102011, /* 77762: ADDR1 OCT 102011 */
0102055, /* 77763: ADDR2 OCT 102055 */
0164000, /* 77764: COUNT DEC -6144. */
0000007, /* 77765: D7 DEC 7 */
0106710, /* 77766: NW CLC DC ; set 'next wd is cmd' flag */
0001720, /* 77767: ALF,ALF ; move to head number loc */
0001000, /* 77770: BIT9 ALS */
0103610, /* 77771: OTA DC,C ; output cold load cmd */
0103706, /* 77772: STC 6,C ; start DMA */
0102310, /* 77773: SFS DC ; done? */
0027773, /* 77774: JMP *-1 ; no, wait */
0117763, /* 77775: XT JSB ADDR2,I ; start program */
0120010, /* 77776: DMACW ABS 120000+DC */
0170100 } } /* 77777: MAXAD ABS -ST ; max addr */
};
/* Device boot routine.
This routine is called directly by the BOOT DQC and LOAD DQC commands to copy
the device bootstrap into the upper 64 words of the logical address space.
It is also called indirectly by a BOOT CPU or LOAD CPU command when the
specified HP 1000 loader ROM socket contains a 12992A ROM.
When called in response to a BOOT DQC or LOAD DQC command, the "unitno"
parameter indicates the unit number specified in the BOOT command or is zero
for the LOAD command, and "dptr" points at the DQC device structure. The
bootstrap supports loading only from unit 0, and the command will be rejected
if another unit is specified (e.g., BOOT DQC1). Otherwise, depending on the
current CPU model, the BMDL or 12992A loader ROM will be copied into memory
and configured for the DQD/DQC select code pair. If the CPU is a 1000, the S
register will be set as it would be by the front-panel microcode.
When called for a BOOT/LOAD CPU command, the "unitno" parameter indicates the
select code to be used for configuration, and "dptr" will be NULL. As above,
the BMDL or 12992A loader ROM will be copied into memory and configured for
the specified select code. The S register is assumed to be set correctly on
entry and is not modified.
In either case, if the CPU is a 21xx model, the paper tape portion of the
BMDL will be automatically configured for the select code of the paper tape
reader.
For the 12992A boot loader ROM for the HP 1000, the S register is set as
follows:
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
| ROM # | 1 0 | select code | reserved | 0 0 0 |
+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+---+
Bits 5-3 are nominally zero but are reserved for the target operating system.
For example, RTE uses bit 5 to indicate whether a standard (0) or
reconfiguration (1) boot is desired.
Implementation notes:
1. In hardware, the BMDL was hand-configured for the disc and paper tape
reader select codes when it was installed on a given system. Under
simulation, the LOAD and BOOT commands automatically configure the BMDL
to the current select codes of the PTR and DQ devices.
*/
t_stat dqc_boot (int32 unitno, DEVICE *dptr)
{
static const HP_WORD dq_preserved = 0000070u; /* S-register bits 5-3 are preserved */
static const HP_WORD dq_standard = 0020000u; /* S-register bit 13 set for a standard boot */
if (dptr == NULL) /* if we are being called for a BOOT/LOAD CPU */
return cpu_copy_loader (dq_loaders, unitno, /* then copy the boot loader to memory */
IBL_S_NOCLEAR, IBL_S_NOSET); /* but do not alter the S register */
else if (unitno != 0) /* otherwise a BOOT DQC for a non-zero unit */
return SCPE_NOFNC; /* is rejected as unsupported */
else /* otherwise this is a BOOT/LOAD DQC */
return cpu_copy_loader (dq_loaders, dqd_dib.select_code, /* so copy the boot loader to memory */
dq_preserved, dq_standard); /* and configure the S register if 1000 CPU */
}