| /* vax780_defs.h: VAX 780 model-specific definitions file | |
| Copyright (c) 2004-2008, Robert M Supnik | |
| Permission is hereby granted, free of charge, to any person obtaining a | |
| copy of this software and associated documentation files (the "Software"), | |
| to deal in the Software without restriction, including without limitation | |
| the rights to use, copy, modify, merge, publish, distribute, sublicense, | |
| and/or sell copies of the Software, and to permit persons to whom the | |
| Software is furnished to do so, subject to the following conditions: | |
| The above copyright notice and this permission notice shall be included in | |
| all copies or substantial portions of the Software. | |
| THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR | |
| IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, | |
| FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL | |
| ROBERT M SUPNIK BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER | |
| IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN | |
| CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. | |
| Except as contained in this notice, the name of Robert M Supnik shall not be | |
| used in advertising or otherwise to promote the sale, use or other dealings | |
| in this Software without prior written authorization from Robert M Supnik. | |
| 19-Nov-08 RMS Moved I/O support routines to I/O library | |
| 29-Apr-07 RMS Modified model-specific reserved operand check macros | |
| to reflect 780 microcode patches (found by Naoki Hamada) | |
| 29-Oct-06 RMS Added clock coscheduler function | |
| 17-May-06 RMS Added CR11/CD11 support (from John Dundas) | |
| 10-May-06 RMS Added model-specific reserved operand check macros | |
| This file covers the VAX 11/780, the first VAX. | |
| System memory map | |
| 0000 0000 - 1FFF FFFF main memory | |
| 2000 0000 - 2001 FFFF nexus register space | |
| 2002 0000 - 200F FFFF reserved | |
| 2010 0000 - 2013 FFFF Unibus address space, Unibus 0 | |
| 2014 0000 - 2017 FFFF Unibus address space, Unibus 1 | |
| 2018 0000 - 201B FFFF Unibus address space, Unibus 2 | |
| 201C 0000 - 201F FFFF Unibus address space, Unibus 3 | |
| 2020 0000 - 3FFF FFFF reserved | |
| */ | |
| #ifndef FULL_VAX | |
| #define FULL_VAX 1 | |
| #endif | |
| #ifndef _VAX_780_DEFS_H_ | |
| #define _VAX_780_DEFS_H_ 1 | |
| /* Microcode constructs */ | |
| #define VAX780_SID (1 << 24) /* system ID */ | |
| #define VAX780_ECO (7 << 19) /* ucode revision */ | |
| #define VAX780_PLANT (0 << 12) /* plant (Salem NH) */ | |
| #define VAX780_SN (1234) | |
| #define CON_HLTPIN 0x0200 /* external CPU halt */ | |
| #define CON_HLTINS 0x0600 /* HALT instruction */ | |
| #define MCHK_RD_F 0x00 /* read fault */ | |
| #define MCHK_RD_A 0xF4 /* read abort */ | |
| #define MCHK_IBUF 0x0D /* read istream */ | |
| #define VER_FPLA 0x0C /* FPLA version */ | |
| #define VER_WCSP (VER_FPLA) /* WCS primary version */ | |
| #define VER_WCSS 0x12 /* WCS secondary version */ | |
| #define VER_PCS ((VER_WCSS >> 4) & 0x3) /* PCS version */ | |
| /* Interrupts */ | |
| #define IPL_HMAX 0x17 /* highest hwre level */ | |
| #define IPL_HMIN 0x14 /* lowest hwre level */ | |
| #define IPL_HLVL (IPL_HMAX - IPL_HMIN + 1) /* # hardware levels */ | |
| #define IPL_SMAX 0xF /* highest swre level */ | |
| /* Nexus constants */ | |
| #define NEXUS_NUM 16 /* number of nexus */ | |
| #define MCTL_NUM 2 /* number of mem ctrl */ | |
| #define MBA_NUM 2 /* number of MBA's */ | |
| #define TR_MCTL0 1 /* nexus assignments */ | |
| #define TR_MCTL1 2 | |
| #define TR_UBA 3 | |
| #define TR_MBA0 8 | |
| #define TR_MBA1 9 | |
| #define NEXUS_HLVL (IPL_HMAX - IPL_HMIN + 1) | |
| #define SCB_NEXUS 0x100 /* nexus intr base */ | |
| #define SBI_FAULTS 0xFC000000 /* SBI fault flags */ | |
| /* Internal I/O interrupts - relative except for clock and console */ | |
| #define IPL_CLKINT 0x18 /* clock IPL */ | |
| #define IPL_TTINT 0x14 /* console IPL */ | |
| #define IPL_MCTL0 (0x15 - IPL_HMIN) | |
| #define IPL_MCTL1 (0x15 - IPL_HMIN) | |
| #define IPL_UBA (0x15 - IPL_HMIN) | |
| #define IPL_MBA0 (0x15 - IPL_HMIN) | |
| #define IPL_MBA1 (0x15 - IPL_HMIN) | |
| /* Nexus interrupt macros */ | |
| #define SET_NEXUS_INT(dv) nexus_req[IPL_##dv] |= (1 << TR_##dv) | |
| #define CLR_NEXUS_INT(dv) nexus_req[IPL_##dv] &= ~(1 << TR_##dv) | |
| /* Machine specific IPRs */ | |
| #define MT_ACCS 40 /* FPA control */ | |
| #define MT_ACCR 41 /* FPA maint */ | |
| #define MT_WCSA 44 /* WCS address */ | |
| #define MT_WCSD 45 /* WCS data */ | |
| #define MT_SBIFS 48 /* SBI fault status */ | |
| #define MT_SBIS 49 /* SBI silo */ | |
| #define MT_SBISC 50 /* SBI silo comparator */ | |
| #define MT_SBIMT 51 /* SBI maint */ | |
| #define MT_SBIER 52 /* SBI error */ | |
| #define MT_SBITA 53 /* SBI timeout addr */ | |
| #define MT_SBIQC 54 /* SBI timeout clear */ | |
| #define MT_MBRK 60 /* microbreak */ | |
| /* Machine specific reserved operand tests */ | |
| /* 780 microcode patch 37 - only test LR<23:0> for appropriate length */ | |
| #define ML_LR_TEST(r) if (((uint32)((r) & 0xFFFFFF)) > 0x200000) RSVD_OPND_FAULT | |
| /* 780 microcode patch 38 - only test PxBR<31>=1, PxBR<30> = 0, and xBR<1:0> = 0 */ | |
| #define ML_PXBR_TEST(r) if (((((uint32)(r)) & 0x80000000) == 0) || \ | |
| ((((uint32)(r)) & 0x40000003) != 0)) RSVD_OPND_FAULT | |
| #define ML_SBR_TEST(r) if ((((uint32)(r)) & 0xC0000003) != 0) RSVD_OPND_FAULT | |
| /* 780 microcode patch 78 - only test xCBB<1:0> = 0 */ | |
| #define ML_PA_TEST(r) if ((((uint32)(r)) & 0x00000003) != 0) RSVD_OPND_FAULT | |
| #define LP_AST_TEST(r) if ((r) > AST_MAX) RSVD_OPND_FAULT | |
| #define LP_MBZ84_TEST(r) if ((((uint32)(r)) & 0xF8C00000) != 0) RSVD_OPND_FAULT | |
| #define LP_MBZ92_TEST(r) if ((((uint32)(r)) & 0x7FC00000) != 0) RSVD_OPND_FAULT | |
| /* Memory */ | |
| #define MAXMEMWIDTH 23 /* max mem, MS780C */ | |
| #define MAXMEMSIZE (1 << MAXMEMWIDTH) | |
| #define MAXMEMWIDTH_X 27 /* max mem, MS780E */ | |
| #define MAXMEMSIZE_X (1 << MAXMEMWIDTH_X) | |
| #define INITMEMSIZE (1 << MAXMEMWIDTH) /* initial memory size */ | |
| #define MEMSIZE (cpu_unit.capac) | |
| #define ADDR_IS_MEM(x) (((uint32) (x)) < MEMSIZE) | |
| /* Unibus I/O registers */ | |
| #define UBADDRWIDTH 18 /* Unibus addr width */ | |
| #define UBADDRSIZE (1u << UBADDRWIDTH) /* Unibus addr length */ | |
| #define UBADDRMASK (UBADDRSIZE - 1) /* Unibus addr mask */ | |
| #define IOPAGEAWIDTH 13 /* IO addr width */ | |
| #define IOPAGESIZE (1u << IOPAGEAWIDTH) /* IO page length */ | |
| #define IOPAGEMASK (IOPAGESIZE - 1) /* IO addr mask */ | |
| #define UBADDRBASE 0x20100000 /* Unibus addr base */ | |
| #define IOPAGEBASE 0x2013E000 /* IO page base */ | |
| #define ADDR_IS_IO(x) ((((uint32) (x)) >= UBADDRBASE) && \ | |
| (((uint32) (x)) < (UBADDRBASE + UBADDRSIZE))) | |
| #define ADDR_IS_IOP(x) (((uint32) (x)) >= IOPAGEBASE) | |
| /* Nexus register space */ | |
| #define REGAWIDTH 17 /* REG addr width */ | |
| #define REG_V_NEXUS 13 /* nexus number */ | |
| #define REG_M_NEXUS 0xF | |
| #define REG_V_OFS 2 /* register number */ | |
| #define REG_M_OFS 0x7FF | |
| #define REGSIZE (1u << REGAWIDTH) /* REG length */ | |
| #define REGBASE 0x20000000 /* REG addr base */ | |
| #define ADDR_IS_REG(x) ((((uint32) (x)) >= REGBASE) && \ | |
| (((uint32) (x)) < (REGBASE + REGSIZE))) | |
| #define NEXUS_GETNEX(x) (((x) >> REG_V_NEXUS) & REG_M_NEXUS) | |
| #define NEXUS_GETOFS(x) (((x) >> REG_V_OFS) & REG_M_OFS) | |
| /* ROM address space in memory controllers */ | |
| #define ROMAWIDTH 12 /* ROM addr width */ | |
| #define ROMSIZE (1u << ROMAWIDTH) /* ROM size */ | |
| #define ROM0BASE (REGBASE + (TR_MCTL0 << REG_V_NEXUS) + 0x1000) | |
| #define ROM1BASE (REGBASE + (TR_MCTL1 << REG_V_NEXUS) + 0x1000) | |
| #define ADDR_IS_ROM0(x) ((((uint32) (x)) >= ROM0BASE) && \ | |
| (((uint32) (x)) < (ROM0BASE + ROMSIZE))) | |
| #define ADDR_IS_ROM1(x) ((((uint32) (x)) >= ROM1BASE) && \ | |
| (((uint32) (x)) < (ROM1BASE + ROMSIZE))) | |
| #define ADDR_IS_ROM(x) (ADDR_IS_ROM0 (x) || ADDR_IS_ROM1 (x)) | |
| /* Other address spaces */ | |
| #define ADDR_IS_CDG(x) (0) | |
| #define ADDR_IS_NVR(x) (0) | |
| /* Unibus I/O modes */ | |
| #define READ 0 /* PDP-11 compatibility */ | |
| #define WRITE (L_WORD) | |
| #define WRITEB (L_BYTE) | |
| /* Common CSI flags */ | |
| #define CSR_V_GO 0 /* go */ | |
| #define CSR_V_IE 6 /* interrupt enable */ | |
| #define CSR_V_DONE 7 /* done */ | |
| #define CSR_V_BUSY 11 /* busy */ | |
| #define CSR_V_ERR 15 /* error */ | |
| #define CSR_GO (1u << CSR_V_GO) | |
| #define CSR_IE (1u << CSR_V_IE) | |
| #define CSR_DONE (1u << CSR_V_DONE) | |
| #define CSR_BUSY (1u << CSR_V_BUSY) | |
| #define CSR_ERR (1u << CSR_V_ERR) | |
| /* Timers */ | |
| #define TMR_CLK 0 /* 100Hz clock */ | |
| /* I/O system definitions */ | |
| #define DZ_MUXES 4 /* max # of DZV muxes */ | |
| #define DZ_LINES 8 /* lines per DZV mux */ | |
| #define VH_MUXES 4 /* max # of DHQ muxes */ | |
| #define DLX_LINES 16 /* max # of KL11/DL11's */ | |
| #define DCX_LINES 16 /* max # of DC11's */ | |
| #define MT_MAXFR (1 << 16) /* magtape max rec */ | |
| #define DEV_V_UBUS (DEV_V_UF + 0) /* Unibus */ | |
| #define DEV_V_MBUS (DEV_V_UF + 1) /* Massbus */ | |
| #define DEV_V_NEXUS (DEV_V_UF + 2) /* Nexus */ | |
| #define DEV_V_FLTA (DEV_V_UF + 3) /* flt addr */ | |
| #define DEV_V_FFUF (DEV_V_UF + 4) /* first free flag */ | |
| #define DEV_UBUS (1u << DEV_V_UBUS) | |
| #define DEV_MBUS (1u << DEV_V_MBUS) | |
| #define DEV_NEXUS (1u << DEV_V_NEXUS) | |
| #define DEV_FLTA (1u << DEV_V_FLTA) | |
| #define DEV_QBUS (0) | |
| #define DEV_Q18 (0) | |
| #define UNIBUS TRUE /* Unibus only */ | |
| #define DEV_RDX 16 /* default device radix */ | |
| /* Device information block | |
| For Massbus devices, | |
| ba = Massbus number | |
| lnt = Massbus ctrl type | |
| ack[0] = abort routine | |
| For Nexus devices, | |
| ba = Nexus number | |
| lnt = number of consecutive nexi */ | |
| #define VEC_DEVMAX 4 /* max device vec */ | |
| typedef struct { | |
| uint32 ba; /* base addr */ | |
| uint32 lnt; /* length */ | |
| t_stat (*rd)(int32 *dat, int32 ad, int32 md); | |
| t_stat (*wr)(int32 dat, int32 ad, int32 md); | |
| int32 vnum; /* vectors: number */ | |
| int32 vloc; /* locator */ | |
| int32 vec; /* value */ | |
| int32 (*ack[VEC_DEVMAX])(void); /* ack routine */ | |
| } DIB; | |
| /* Unibus I/O page layout - XUB,RQB,RQC,RQD float based on number of DZ's | |
| Massbus devices (RP, TU) do not appear in the Unibus IO page */ | |
| #define IOBA_DZ (IOPAGEBASE + 000100) /* DZ11 */ | |
| #define IOLN_DZ 010 | |
| #define IOBA_XUB (IOPAGEBASE + 000330 + (020 * (DZ_MUXES / 2))) | |
| #define IOLN_XUB 010 | |
| #define IOBA_RQB (IOPAGEBASE + 000334 + (020 * (DZ_MUXES / 2))) | |
| #define IOLN_RQB 004 | |
| #define IOBA_RQC (IOPAGEBASE + IOBA_RQB + IOLN_RQB) | |
| #define IOLN_RQC 004 | |
| #define IOBA_RQD (IOPAGEBASE + IOBA_RQC + IOLN_RQC) | |
| #define IOLN_RQD 004 | |
| #define IOBA_RQ (IOPAGEBASE + 012150) /* UDA50 */ | |
| #define IOLN_RQ 004 | |
| #define IOBA_TS (IOPAGEBASE + 012520) /* TS11 */ | |
| #define IOLN_TS 004 | |
| #define IOBA_RL (IOPAGEBASE + 014400) /* RL11 */ | |
| #define IOLN_RL 012 | |
| #define IOBA_XQ (IOPAGEBASE + 014440) /* DEQNA/DELQA */ | |
| #define IOLN_XQ 020 | |
| #define IOBA_XQB (IOPAGEBASE + 014460) /* 2nd DEQNA/DELQA */ | |
| #define IOLN_XQB 020 | |
| #define IOBA_TQ (IOPAGEBASE + 014500) /* TMSCP */ | |
| #define IOLN_TQ 004 | |
| #define IOBA_XU (IOPAGEBASE + 014510) /* DEUNA/DELUA */ | |
| #define IOLN_XU 010 | |
| #define IOBA_CR (IOPAGEBASE + 017160) /* CD/CR/CM */ | |
| #define IOLN_CR 010 | |
| #define IOBA_RX (IOPAGEBASE + 017170) /* RX11 */ | |
| #define IOLN_RX 004 | |
| #define IOBA_RY (IOPAGEBASE + 017170) /* RXV21 */ | |
| #define IOLN_RY 004 | |
| #define IOBA_QDSS (IOPAGEBASE + 017400) /* QDSS */ | |
| #define IOLN_QDSS 002 | |
| #define IOBA_HK (IOPAGEBASE + 017440) /* RK611 */ | |
| #define IOLN_HK 040 | |
| #define IOBA_LPT (IOPAGEBASE + 017514) /* LP11 */ | |
| #define IOLN_LPT 004 | |
| #define IOBA_PTR (IOPAGEBASE + 017550) /* PC11 reader */ | |
| #define IOLN_PTR 004 | |
| #define IOBA_PTP (IOPAGEBASE + 017554) /* PC11 punch */ | |
| #define IOLN_PTP 004 | |
| /* Interrupt assignments; within each level, priority is right to left */ | |
| #define INT_V_DZRX 0 /* BR5 */ | |
| #define INT_V_DZTX 1 | |
| #define INT_V_HK 2 | |
| #define INT_V_RL 3 | |
| #define INT_V_RQ 4 | |
| #define INT_V_TQ 5 | |
| #define INT_V_TS 6 | |
| #define INT_V_RY 7 | |
| #define INT_V_XU 8 | |
| #define INT_V_LPT 0 /* BR4 */ | |
| #define INT_V_PTR 1 | |
| #define INT_V_PTP 2 | |
| #define INT_V_CR 3 | |
| #define INT_DZRX (1u << INT_V_DZRX) | |
| #define INT_DZTX (1u << INT_V_DZTX) | |
| #define INT_HK (1u << INT_V_HK) | |
| #define INT_RL (1u << INT_V_RL) | |
| #define INT_RQ (1u << INT_V_RQ) | |
| #define INT_TQ (1u << INT_V_TQ) | |
| #define INT_TS (1u << INT_V_TS) | |
| #define INT_RY (1u << INT_V_RY) | |
| #define INT_XU (1u << INT_V_XU) | |
| #define INT_LPT (1u << INT_V_LPT) | |
| #define INT_PTR (1u << INT_V_PTR) | |
| #define INT_PTP (1u << INT_V_PTP) | |
| #define INT_CR (1u << INT_V_CR) | |
| #define IPL_DZRX (0x15 - IPL_HMIN) | |
| #define IPL_DZTX (0x15 - IPL_HMIN) | |
| #define IPL_HK (0x15 - IPL_HMIN) | |
| #define IPL_RL (0x15 - IPL_HMIN) | |
| #define IPL_RQ (0x15 - IPL_HMIN) | |
| #define IPL_TQ (0x15 - IPL_HMIN) | |
| #define IPL_TS (0x15 - IPL_HMIN) | |
| #define IPL_RY (0x15 - IPL_HMIN) | |
| #define IPL_XU (0x15 - IPL_HMIN) | |
| #define IPL_LPT (0x14 - IPL_HMIN) | |
| #define IPL_PTR (0x14 - IPL_HMIN) | |
| #define IPL_PTP (0x14 - IPL_HMIN) | |
| #define IPL_CR (0x14 - IPL_HMIN) | |
| /* Device vectors */ | |
| #define VEC_Q 0000 | |
| #define VEC_PTR 0070 | |
| #define VEC_PTP 0074 | |
| #define VEC_XQ 0120 | |
| #define VEC_XU 0120 | |
| #define VEC_RQ 0154 | |
| #define VEC_RL 0160 | |
| #define VEC_LPT 0200 | |
| #define VEC_HK 0210 | |
| #define VEC_TS 0224 | |
| #define VEC_CR 0230 | |
| #define VEC_TQ 0260 | |
| #define VEC_RX 0264 | |
| #define VEC_RY 0264 | |
| #define VEC_DZRX 0300 | |
| #define VEC_DZTX 0304 | |
| /* Interrupt macros */ | |
| #define IVCL(dv) ((IPL_##dv * 32) + INT_V_##dv) | |
| #define NVCL(dv) ((IPL_##dv * 32) + TR_##dv) | |
| #define IREQ(dv) int_req[IPL_##dv] | |
| #define SET_INT(dv) int_req[IPL_##dv] = int_req[IPL_##dv] | (INT_##dv) | |
| #define CLR_INT(dv) int_req[IPL_##dv] = int_req[IPL_##dv] & ~(INT_##dv) | |
| #define IORETURN(f,v) ((f)? (v): SCPE_OK) /* cond error return */ | |
| /* Logging */ | |
| #define LOG_CPU_I 0x1 /* intexc */ | |
| #define LOG_CPU_R 0x2 /* REI */ | |
| #define LOG_CPU_P 0x4 /* context */ | |
| /* Massbus definitions */ | |
| #define MBA_RP (TR_MBA0 - TR_MBA0) /* MBA for RP */ | |
| #define MBA_TU (TR_MBA1 - TR_MBA0) /* MBA for TU */ | |
| #define MBA_RMASK 0x1F /* max 32 reg */ | |
| #define MBE_NXD 1 /* nx drive */ | |
| #define MBE_NXR 2 /* nx reg */ | |
| #define MBE_GOE 3 /* err on GO */ | |
| /* Boot definitions */ | |
| #define BOOT_MB 0 /* device codes */ | |
| #define BOOT_HK 1 /* for VMB */ | |
| #define BOOT_RL 2 | |
| #define BOOT_UDA 17 | |
| #define BOOT_TK 18 | |
| /* Function prototypes for virtual memory interface */ | |
| int32 Read (uint32 va, int32 lnt, int32 acc); | |
| void Write (uint32 va, int32 val, int32 lnt, int32 acc); | |
| /* Function prototypes for physical memory interface (inlined) */ | |
| SIM_INLINE int32 ReadB (uint32 pa); | |
| SIM_INLINE int32 ReadW (uint32 pa); | |
| SIM_INLINE int32 ReadL (uint32 pa); | |
| SIM_INLINE int32 ReadLP (uint32 pa); | |
| SIM_INLINE void WriteB (uint32 pa, int32 val); | |
| SIM_INLINE void WriteW (uint32 pa, int32 val); | |
| SIM_INLINE void WriteL (uint32 pa, int32 val); | |
| void WriteLP (uint32 pa, int32 val); | |
| /* Function prototypes for I/O */ | |
| int32 Map_ReadB (uint32 ba, int32 bc, uint8 *buf); | |
| int32 Map_ReadW (uint32 ba, int32 bc, uint16 *buf); | |
| int32 Map_WriteB (uint32 ba, int32 bc, uint8 *buf); | |
| int32 Map_WriteW (uint32 ba, int32 bc, uint16 *buf); | |
| int32 mba_rdbufW (uint32 mbus, int32 bc, uint16 *buf); | |
| int32 mba_wrbufW (uint32 mbus, int32 bc, uint16 *buf); | |
| int32 mba_chbufW (uint32 mbus, int32 bc, uint16 *buf); | |
| int32 mba_get_bc (uint32 mbus); | |
| void mba_upd_ata (uint32 mbus, uint32 val); | |
| void mba_set_exc (uint32 mbus); | |
| void mba_set_don (uint32 mbus); | |
| void mba_set_enbdis (uint32 mbus, t_bool dis); | |
| t_stat mba_show_num (FILE *st, UNIT *uptr, int32 val, void *desc); | |
| t_stat show_nexus (FILE *st, UNIT *uptr, int32 val, void *desc); | |
| void sbi_set_errcnf (void); | |
| int32 clk_cosched (int32 wait); | |
| #include "pdp11_io_lib.h" | |
| #endif |