views/asm-docs-source/CVTTPS2DQ.html - compiler-explorer - Rivoreo Source Code Repositories

 <!DOCTYPE html>

 <html>
 <head>
 <meta charset="UTF-8">
 <link href="style.css" type="text/css" rel="stylesheet">
 <title>CVTTPS2DQ—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers </title></head>
 <body>
 <h1>CVTTPS2DQ—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</h1>
 <table>
 <tr>
 <th>Opcode/Instruction</th>
 <th>Op/En</th>
 <th>64/32-bit Mode</th>
 <th>CPUID Feature Flag</th>
 <th>Description</th></tr>
 <tr>
 <td>
 <p>F3 0F 5B /<em>r</em></p>
 <p>CVTTPS2DQ <em>xmm1</em>, <em>xmm2/m128</em></p></td>
 <td>RM</td>
 <td>V/V</td>
 <td>SSE2</td>
 <td>Convert four single-precision floating-point values from <em>xmm2/m128</em> to four signed doubleword integers in <em>xmm1</em> using truncation.</td></tr>
 <tr>
 <td>
 <p>VEX.128.F3.0F.WIG 5B /r</p>
 <p>VCVTTPS2DQ xmm1, xmm2/m128</p></td>
 <td>RM</td>
 <td>V/V</td>
 <td>AVX</td>
 <td>Convert four packed single precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.</td></tr>
 <tr>
 <td>
 <p>VEX.256.F3.0F.WIG 5B /r</p>
 <p>VCVTTPS2DQ ymm1, ymm2/m256</p></td>
 <td>RM</td>
 <td>V/V</td>
 <td>AVX</td>
 <td>Convert eight packed single precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation.</td></tr></table>
 <h3>Instruction Operand Encoding</h3>
 <table>
 <tr>
 <td>Op/En</td>
 <td>Operand 1</td>
 <td>Operand 2</td>
 <td>Operand 3</td>
 <td>Operand 4</td></tr>
 <tr>
 <td>RM</td>
 <td>ModRM:reg (w)</td>
 <td>ModRM:r/m (r)</td>
 <td>NA</td>
 <td>NA</td></tr></table>
 <h2>Description</h2>
 <p>Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.</p>
 <p>When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.</p>
 <p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p>
 <p>128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.</p>
 <p>VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.</p>
 <p>VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.</p>
 <p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
 <h2>Operation</h2>
 <p><strong>CVTTPS2DQ (128-bit Legacy SSE version)</strong></p>
 <pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
 DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
 DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
 DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
 DEST[VLMAX-1:128] (unmodified)</pre>
 <p><strong>VCVTTPS2DQ (VEX.128 encoded version)</strong></p>
 <pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
 DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
 DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
 DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
 DEST[VLMAX-1:128] ← 0</pre>
 <p><strong>VCVTTPS2DQ (VEX.256 encoded version)</strong></p>
 <pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
 DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
 DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
 DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96)
 DEST[159:128] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[159:128])
 DEST[191:160] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[191:160])
 DEST[223:192] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[223:192])
 DEST[255:224] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[255:224])</pre>
 <h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
 <p>CVTTPS2DQ:</p>
 <p>__m128i _mm_cvttps_epi32(__m128 a)</p>
 <p>VCVTTPS2DQ:</p>
 <p>__m256i _mm256_cvttps_epi32 (__m256 a)</p>
 <h2>SIMD Floating-Point Exceptions</h2>
 <p>Invalid, Precision.</p>
 <h2>Other Exceptions</h2>
 <p>See Exceptions Type 2; additionally</p>
 <table class="exception-table">
 <tr>
 <td>#UD</td>
 <td>If VEX.vvvv ≠ 1111B.</td></tr></table></body></html>
	<!DOCTYPE html>

	<html>
	<head>
	<meta charset="UTF-8">
	<link href="style.css" type="text/css" rel="stylesheet">
	<title>CVTTPS2DQ—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers </title></head>
	<body>
	<h1>CVTTPS2DQ—Convert with Truncation Packed Single-Precision FP Values to Packed Dword Integers</h1>
	<table>
	<tr>
	<th>Opcode/Instruction</th>
	<th>Op/En</th>
	<th>64/32-bit Mode</th>
	<th>CPUID Feature Flag</th>
	<th>Description</th></tr>
	<tr>
	<td>
	<p>F3 0F 5B /<em>r</em></p>
	<p>CVTTPS2DQ <em>xmm1</em>, <em>xmm2/m128</em></p></td>
	<td>RM</td>
	<td>V/V</td>
	<td>SSE2</td>
	<td>Convert four single-precision floating-point values from <em>xmm2/m128</em> to four signed doubleword integers in <em>xmm1</em> using truncation.</td></tr>
	<tr>
	<td>
	<p>VEX.128.F3.0F.WIG 5B /r</p>
	<p>VCVTTPS2DQ xmm1, xmm2/m128</p></td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Convert four packed single precision floating-point values from xmm2/mem to four packed signed doubleword values in xmm1 using truncation.</td></tr>
	<tr>
	<td>
	<p>VEX.256.F3.0F.WIG 5B /r</p>
	<p>VCVTTPS2DQ ymm1, ymm2/m256</p></td>
	<td>RM</td>
	<td>V/V</td>
	<td>AVX</td>
	<td>Convert eight packed single precision floating-point values from ymm2/mem to eight packed signed doubleword values in ymm1 using truncation.</td></tr></table>
	<h3>Instruction Operand Encoding</h3>
	<table>
	<tr>
	<td>Op/En</td>
	<td>Operand 1</td>
	<td>Operand 2</td>
	<td>Operand 3</td>
	<td>Operand 4</td></tr>
	<tr>
	<td>RM</td>
	<td>ModRM:reg (w)</td>
	<td>ModRM:r/m (r)</td>
	<td>NA</td>
	<td>NA</td></tr></table>
	<h2>Description</h2>
	<p>Converts four or eight packed single-precision floating-point values in the source operand to four or eight signed doubleword integers in the destination operand.</p>
	<p>When a conversion is inexact, a truncated (round toward zero) value is returned.If a converted result is larger than the maximum signed doubleword integer, the floating-point invalid exception is raised, and if this exception is masked, the indefinite integer value (80000000H) is returned.</p>
	<p>In 64-bit mode, use of the REX.R prefix permits this instruction to access additional registers (XMM8-XMM15).</p>
	<p>128-bit Legacy SSE version: The source operand is an XMM register or 128- bit memory location. The destination operation is an XMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are unmodified.</p>
	<p>VEX.128 encoded version: The source operand is an XMM register or 128- bit memory location. The destination operation is a YMM register. The upper bits (VLMAX-1:128) of the corresponding YMM register destination are zeroed.</p>
	<p>VEX.256 encoded version: The source operand is a YMM register or 256- bit memory location. The destination operation is a YMM register.</p>
	<p>Note: In VEX-encoded versions, VEX.vvvv is reserved and must be 1111b otherwise instructions will #UD.</p>
	<h2>Operation</h2>
	<p><strong>CVTTPS2DQ (128-bit Legacy SSE version)</strong></p>
	<pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
	DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
	DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
	DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
	DEST[VLMAX-1:128] (unmodified)</pre>
	<p><strong>VCVTTPS2DQ (VEX.128 encoded version)</strong></p>
	<pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
	DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
	DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
	DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96])
	DEST[VLMAX-1:128] ← 0</pre>
	<p><strong>VCVTTPS2DQ (VEX.256 encoded version)</strong></p>
	<pre>DEST[31:0] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[31:0])
	DEST[63:32] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[63:32])
	DEST[95:64] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[95:64])
	DEST[127:96] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[127:96)
	DEST[159:128] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[159:128])
	DEST[191:160] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[191:160])
	DEST[223:192] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[223:192])
	DEST[255:224] ← Convert_Single_Precision_Floating_Point_To_Integer_Truncate(SRC[255:224])</pre>
	<h2>Intel C/C++ Compiler Intrinsic Equivalent</h2>
	<p>CVTTPS2DQ:</p>
	<p>__m128i _mm_cvttps_epi32(__m128 a)</p>
	<p>VCVTTPS2DQ:</p>
	<p>__m256i _mm256_cvttps_epi32 (__m256 a)</p>
	<h2>SIMD Floating-Point Exceptions</h2>
	<p>Invalid, Precision.</p>
	<h2>Other Exceptions</h2>
	<p>See Exceptions Type 2; additionally</p>
	<table class="exception-table">
	<tr>
	<td>#UD</td>
	<td>If VEX.vvvv ≠ 1111B.</td></tr></table></body></html>